当前位置:首页 > 报告详情

从边缘到云端:定制ASIC释放数据中心AI创新潜力.pdf

上传人: 明**** 编号:1011457 2025-12-21 15页 7.56MB

1、Custom ASIC Unleashing Datacenter AIMEDIATEKC.K.PengSr.Marketing Director,Datacenter,MediaTekCustom ASIC Unleashing Datacenter AICHIPLETS AND ADVANCED PACKAGING/PHOTONICSOutline 4321Cloud Market overviewCustom Silicon ComplexityMediaTek ASIC Service LeadershipMediaTek Nvdia Partnershipper yearC O M

2、P U T I N G R E Q U I R E M E N TWhat challenges lie ahead for silicon to keep pace with these demands?Source:Nvidia GTC 2024APPLICATIONS/WORKLOADSPERFORMANCE/WATTGeneral PurposeCPUGPUDomain Specific ASICSource:Meta/Omdia 2024OEOEOEOEOEOEOEOEOECustomHBMCompute DieCompute DieCompute DieCompute DieIO

3、DieIO DieCPCCPCCPCCPCCPCCPCCPCCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMCustomHBMOEOEOEOEOEOEOEOEOEOEOEOEOEOEGen2CPOGen1CPO300Gb requires CPC,and 400Gb requires CPO An increased#lanes requires a denser pitchDenser IP(Short loss)Denser pitchBall fanout

4、limitationLarger SerDes IP(High loss,better xtalk)Denser pitchSerDes IPNext gen xPUs400Gb x 200 lanes(64T)Interconnect bandwidth perCPO is requiredLive demonstrations from MWC 2025 and Computex 2025MediaTek ASIC EVBsMediaTek ASIC ICsHeterogeneous Integration 12.8Tbps 400G-DR4 compliant 112Gbps LR SE

5、RDES Direct drive Serviceability Options w/external and internal lasersMediaTeks PICMediaTek in-house PIC Socketed solution for serviceability with detachable connector.Co-Packaged CopperCo-Packaged OpticsMulti-kilowatt Power DeliveryIntegrated ControllersSystem Technology Co-OptimizationCoWoS S/R/L

6、Large 120nm x 150nm PackagesRick TsaiVice Chairman&CEO,MediaTekDTCO to Deliver Improved PPA and YieldN3P/N2P/A16AutomotiveSupercomputerIoTCloud ASICCompute NodeHost CPUHost I/FAI ComputeAI xPUAI xPUAI xPUAI xPUAI xPUAI xPUAI xPUAI xPUDPUHost Eth N/WStorage SSD

word格式文档无特别注明外均可编辑修改,预览文件经过压缩,下载原文更清晰!
三个皮匠报告文库所有资源均是客户上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作商用。
根据《Custom ASIC Unleashing Datacenter》文章内容,以下是全文关键点: 1. 云市场对计算需求不断增长,挑战硅芯片保持同步。 2. 2024年,通用CPU和GPU需求增长,而专用ASIC需求下降。 3. 高性能需求推动更高比特率和更多通道,如400G Serdes。 4. 下一代xPU需要更高的互连带宽,如400Gb x 200 lanes。 5. MediaTek与NVIDIA合作,推出N2测试芯片,采用先进封装技术。 6. MediaTek提供ASIC服务,包括CoWoS、EMIB、SoIC/Foveros等。 7. MediaTek的ASIC EVB和IC支持400G-DR4和112G LR SERDES。 8. MediaTek的PIC解决方案支持服务性,具有可拆卸连接器。 9. MediaTek的DTCO技术提升PPA和良率,支持N3P/N2P/A16工艺。 10. MediaTek的AI xPU和AI Compute节点支持大规模AI应用。
挑战与机遇" "MediaTek携手NVIDIA,共筑数据中心未来" 技术革新与挑战解析"
客服
商务合作
小程序
服务号
折叠