利用人工智能代理革新 RISC-V 芯片设计.pdf

1、Revolutionizing RISC-V Chip Design with AI AgentsDavid WangFounding ML Engineer,ChipAgentsBook a demo at chipagents.ai/#book-a-demoInput natural language specifications,documents,and instructions.Automatically generate RTL and test benches 97%pass on VerilogEval-v2 benchmarkIntentSpecsDocsExisting R

2、TLLLM AgentsTool Selection&SequencingRTL/Testbench/Docs/DebugLogic Verification/RTL Design&Synthesis/Timing Analysis/Formal Verification/Power Analysis/Lint&CDC Feedback+Optional Engineer InputChipAgents:Agentic AI Powered Design&Verification FlowBook a demo at chipagents.ai/#book-a-demoChipAgents:A

3、gentic AI Powered Design&Verification FlowDesign PhaseSpecification AnalysisAutomatic Understanding Long PDFs&Sanity ChecksRTL Generation From Specifications to Verilog GenerationRTL DocumentationAuto-documentation and understandingVerification PhaseTest Plan GenerationCreation of test plansFunctional VerificationUVM/Python Testbench CreationFormal VerificationGeneration of SVAsDebuggingAI-guided debugging and optimizationResults80%Less TimeBenchmarked on Googles OpenTitan ProjectTop Accuracy97-99%on NVIDIAs VerilogEval Reduction in ASIC Project Delays